index - VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability Access content directly

Full Text Documents

Chargement de la page


Chargement de la page

Table of Contents
VLSI-SoC: System-on-Chip in the Nanoscale Era – Design, Verification and Reliability
Thomas Hollstein, Jaan Raik, Sergei Kostin, Anton Tšertov, Ian O'Connor, Ricardo Reis
Front Matter
Enabling Internet-of-Things with Opportunities Brought by Emerging Devices, Circuits and Architectures
Xueqing Li, Kaisheng Ma, Sumitha George, John Sampson, Vijaykrishnan Narayanan
Logic with Unipolar Memristors – Circuits and Design Methodology
Nimrod Wald, Elad Amrani, Avishay Drori, Shahar Kvatinsky
Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors
Maedeh Hemmat, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram
Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits
Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino
Digital Hardware Design Based on Metamodels and Model Transformations
Johannes Schreiner, Wolfgang Ecker
Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings
Guillaume Plassan, Hans-Jörg Peter, Katell Morin-Allory, Shaker Sarwary, Dominique Borrione
Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs
Paolo Bernardi, Alberto Bosio, Giorgio Natale, Andrea Guerriero, Ernesto Sanchez, Federico Venini
Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping
Enrico Macii, Massimo Alioto, Valentino Peluso, Roberto Rizzo, Andrea Calimera
Earth Mover’s Distance as a Comparison Metric for Analog Behavior
Alexander Rath, Sebastian Simon, Volkan Esen, Wolfgang Ecker
Approximate Matrix Inversion for Linear Pre-coders in Massive MIMO
Syed Abbas, Chi-Ying Tsui
A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA
Yanzhe Li, Kai Huang, Luc Claesen



Designed by Inria-IES Team :    Hosted by HAL :