index - VLSI-SoC: FromAlgorithms to Circuits and System-on-Chip Design Access content directly

Full Text Documents

Chargement de la page


Chargement de la page

Table of Contents
VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design
Andreas Burg, Ayse Coskun, Matthew Guthaus, Srinivas Katkoori, Ricardo Reis
Front Matter
FPGA-Based High-Speed Authenticated Encryption System
Michael Muehlberghuber, Christoph Keller, Frank Gürkaynak, Norbert Felber
A Smart Memory Accelerated Computed Tomography Parallel Backprojection
Qiuling Zhu, Larry Pileggi, Franz Franchettis
Trinocular Stereo Vision Using a Multi Level Hierarchical Classification Structure
Andy Motten, Luc Claesen, Yun Pan
Spatially-Varying Image Warping: Evaluations and VLSI Implementations
Pierre Greisen, Michael Schaffner, Danny Luu, Val Mikos, Simon Heinzle, Frank Gürkaynak, Aljoscha Smolic
An Ultra-Low-Power Application-Specific Processor with Sub-VT Memories for Compressed Sensing
Jeremy Constantin, Ahmed Dogan, Oskar Andersson, Pascal Meinerzhagen, Joachim Rodrigues, David Atienza, Andreas Burg
Configurable Low-Latency Interconnect for Multi-core Clusters
Giulia Beanato, Igor Loi, Giovanni Micheli, Yusuf Leblebici, Luca Benini
A Hexagonal Processor and Interconnect Topology for Many-Core Architecture with Dense On-Chip Networks
Zhibin Xiao, Bevan Baas
Fault-Tolerant Techniques to Manage Yield and Power Constraints in Network-on-Chip Interconnections
Anelise Kologeski, Caroline Concatto, Fernanda Kastensmidt, Luigi Carro
On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors
Davide Sabena, Luca Sterpone, Matteo Sonza Reorda
SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture
Seokjoong Kim, Matthew Guthaus
CMOS Implementation of Threshold Gates with Hysteresis
Farhad Parsan, Scott Smith
Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates
Neil Spigna, Daniel Schinke, Srikant Jayanti, Veena Misra, Paul Franzon



Designed by Inria-IES Team :    Hosted by HAL :