Crosstalk Fault Tolerant NoC: Design and Evaluation - VLSI-SoC: Technologies for Systems Integration Access content directly
Conference Papers Year : 2011

Crosstalk Fault Tolerant NoC: Design and Evaluation


The innovations on integrated circuit fabrics are continuously reducing components size, which increases the logic density of systems-on-chip (SoC), but also affect the reliability of these components. Chip-level global buses are especially subject to crosstalk faults, which can lead to increased delay and glitches. This paper evaluates different crosstalk fault tolerant approaches for Networks-on-chip (NoCs) links such that the network can maintain the original network performance even in the presence of errors. Three different approaches are presented and evaluated in terms of area overhead, packet latency, power consumption, and residual fault coverage. Results demonstrate that the use of CRC coding at each link is preferred when minimal area and power overhead are the main goals. However, each one of the methods presented here has its own advantages and can be applied depending on the application.
Fichier principal
Vignette du fichier
978-3-642-23120-9_5_Chapter.pdf (293 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01569362 , version 1 (26-07-2017)





Alzemiro H. Lucas, Alexandre M. Amory, Fernando Gehm Moraes. Crosstalk Fault Tolerant NoC: Design and Evaluation. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.81-93, ⟨10.1007/978-3-642-23120-9_5⟩. ⟨hal-01569362⟩
73 View
109 Download



Gmail Facebook X LinkedIn More