Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC - Computer Information Systems and Industrial Management Access content directly
Conference Papers Year : 2015

Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC

Valery Salauyou
  • Function : Author
  • PersonId : 999187
Marek Gruszewski
  • Function : Author
  • PersonId : 999188

Abstract

The article considers the general synthesis technique of hierarchical tree structures on FPGA/SoC for binary comparators. Designing of first level comparators is given. The best hierarchical comparator structure for the specific FPGA/SoC family is found empirically by experimental researches. The offered method allows reducing an area from 5.3% to 43.0%, and for high bitwidth comparators (with an input word length 1024) by 2.225 times. In the conclusion additional opportunities of the offered method are marked, and main directions of further researches are presented.
Fichier principal
Vignette du fichier
978-3-319-24369-6_32_Chapter.pdf (313.88 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01444482 , version 1 (24-01-2017)

Licence

Attribution

Identifiers

Cite

Valery Salauyou, Marek Gruszewski. Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC. 14th Computer Information Systems and Industrial Management (CISIM), Sep 2015, Warsaw, Poland. pp.386-396, ⟨10.1007/978-3-319-24369-6_32⟩. ⟨hal-01444482⟩
56 View
1181 Download

Altmetric

Share

Gmail Facebook X LinkedIn More