Efficient DVFS to Prevent Hard Faults for Many-Core Architectures - Information and Communication Technology Access content directly
Conference Papers Year : 2014

Efficient DVFS to Prevent Hard Faults for Many-Core Architectures

Abstract

Dynamic Voltage and Frequency Scaling (DVFS) is a widely-used and efficient technology for Dynamic Power management (DPM). To avoid hard faults caused by voltage and frequency scaling, some overhead always be imposed on the performance of applications due to the latency of DVFS. Besides, on many-core architectures, the design of multiple voltage domains has made the latency of DVFS a much more significant issue. In this paper, we propose an efficient DVFS scheme to prevent hard faults, meanwhile eliminating the impact of latency of DVFS as possible. The main idea is applying Retroactive Frequency Scaling (RFS) where the latency of DVFS might be introduced. Based on the analysis, our approach is expected to achieve noticeable performance improvement on many-core architectures.
Fichier principal
Vignette du fichier
978-3-642-55032-4_69_Chapter.pdf (184.63 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01397285 , version 1 (15-11-2016)

Licence

Attribution

Identifiers

Cite

Zhiquan Lai, Baokang Zhao, Jinshu Su. Efficient DVFS to Prevent Hard Faults for Many-Core Architectures. 2nd Information and Communication Technology - EurAsia Conference (ICT-EurAsia), Apr 2014, Bali, Indonesia. pp.674-679, ⟨10.1007/978-3-642-55032-4_69⟩. ⟨hal-01397285⟩
162 View
88 Download

Altmetric

Share

Gmail Facebook X LinkedIn More