Speeding Up Galois Field Arithmetic on Intel MIC Architecture - Network and Parallel Computing Access content directly
Conference Papers Year : 2013

Speeding Up Galois Field Arithmetic on Intel MIC Architecture

Kai Feng
  • Function : Author
Wentao Ma
  • Function : Author
Wei Huang
  • Function : Author
Yili Gong
  • Function : Author
  • PersonId : 1006898

Abstract

Galois Field arithmetic is the basis of LRC, RS and many other erasure coding approaches. Traditional implementations of Galois Field arithmetic use multiplication tables or discrete logarithms, which limit the speed of its computation. The Intel Many Integrated Core (MIC) Architecture provides 60 cores on chip and very wide 512-bit SIMD instructions, attractive for data intensive applications. This paper demonstrates how to leverage SIMD instructions and shared memory multiprocessing on MIC to perform Galois Field arithmetic. The experiments show that the performance of the computation is significantly enhanced.
Fichier principal
Vignette du fichier
978-3-642-40820-5_13_Chapter.pdf (1.31 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01513765 , version 1 (25-04-2017)

Licence

Attribution

Identifiers

Cite

Kai Feng, Wentao Ma, Wei Huang, Qing Zhang, Yili Gong. Speeding Up Galois Field Arithmetic on Intel MIC Architecture. 10th International Conference on Network and Parallel Computing (NPC), Sep 2013, Guiyang, China. pp.143-154, ⟨10.1007/978-3-642-40820-5_13⟩. ⟨hal-01513765⟩
123 View
387 Download

Altmetric

Share

Gmail Facebook X LinkedIn More