Compact Multiplicative Inverter for Hardware Elliptic Curve Cryptosystem - Network and Parallel Computing Access content directly
Conference Papers Year : 2012

Compact Multiplicative Inverter for Hardware Elliptic Curve Cryptosystem

Abstract

This paper presents a compact design of a multiplicative inverter for elliptic curve cryptosystems. Using a methodology based on the composite field arithmetic, we propose a combinatorial solution to mitigate the usage of look up tables as commonly adopted by the conventional software based approach. In particular, we perform further isomorphism in the subfield, such that the required arithmetic are constructed using logical AND and XOR gates only. In this work, we demonstrate our proposed methodology with the field GF((28)41) ≅ GF((((22)2)2)41) in optimal normal type II basis. The chosen field is both secure and results in efficient computation. An analysis of the resultant hardware complexity of our inverter is reported towards the end.
Fichier principal
Vignette du fichier
978-3-642-35606-3_58_Chapter.pdf (472.45 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01551382 , version 1 (30-06-2017)

Licence

Attribution

Identifiers

Cite

M. Wong, Ka Lok Man. Compact Multiplicative Inverter for Hardware Elliptic Curve Cryptosystem. 9th International Conference on Network and Parallel Computing (NPC), Sep 2012, Gwangju, South Korea. pp.492-499, ⟨10.1007/978-3-642-35606-3_58⟩. ⟨hal-01551382⟩
69 View
63 Download

Altmetric

Share

Gmail Facebook X LinkedIn More