An Evaluation of Hash Functions on a Power Analysis Resistant Processor Architecture - Information Security Theory and Practice: Security and Privacy of Mobile Devices in Wireless Communication Access content directly
Conference Papers Year : 2011

An Evaluation of Hash Functions on a Power Analysis Resistant Processor Architecture

Abstract

Cryptographic hash functions are an omnipresent component in security-critical software and devices; they support digital signature and data authenticity schemes, mechanisms for key derivation, pseudo-random number generation and so on. A criterion for candidate hash functions in the SHA-3 contest is resistance against side-channel analysis which is a major concern especially for mobile devices. This paper explores the implementation of said candidates on a variant of the Power-Trust platform; our results highlight a flexible solution to power analysis attacks, implying only a modest performance overhead.
Fichier principal
Vignette du fichier
978-3-642-21040-2_11_Chapter.pdf (383.52 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-01573303 , version 1 (09-08-2017)

Licence

Attribution

Identifiers

Cite

Simon Hoerder, Marcin Wójcik, Stefan Tillich, Daniel Page. An Evaluation of Hash Functions on a Power Analysis Resistant Processor Architecture. 5th Workshop on Information Security Theory and Practices (WISTP), Jun 2011, Heraklion, Crete, Greece. pp.160-174, ⟨10.1007/978-3-642-21040-2_11⟩. ⟨hal-01573303⟩
168 View
111 Download

Altmetric

Share

Gmail Facebook X LinkedIn More