A Configurable Hardware Architecture for Runtime Application of Network Calculus - Network and Parallel Computing Access content directly
Conference Papers Year : 2021

A Configurable Hardware Architecture for Runtime Application of Network Calculus

Xiao Hu
  • Function : Author
  • PersonId : 1160990
Zhonghai Lu
  • Function : Author
  • PersonId : 1160991

Abstract

Network Calculus has been a foundational theory for analyzing and ensuring Quality-of-Service (QoS) in a variety of networks including Networks on Chip (NoCs). To fulfill dynamic QoS requirements of applications, runtime application of network calculus is essential. However, the primitive operations in network calculus such as arrival curve, min-plus convolution and min-plus deconvolution are very time consuming when calculated in software because of the large volume and long latency of computation. For the first time, we propose a configurable hardware architecture to enable runtime application of network calculus. It employs a unified pipeline that can be dynamically configured to efficiently calculate the arrival curve, min-plus convolution, and min-plus deconvolution at runtime. We have implemented and synthesized this hardware architecture on a Xilinx FPGA platform to quantify its performance and resource consumption. Furthermore, we have built a prototype NoC system incorporating this hardware for dynamic flow regulation to effectively achieve QoS at runtime.
Fichier principal
Vignette du fichier
511910_1_En_18_Chapter.pdf (653.37 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03768725 , version 1 (04-09-2022)

Licence

Attribution

Identifiers

Cite

Xiao Hu, Zhonghai Lu. A Configurable Hardware Architecture for Runtime Application of Network Calculus. 17th IFIP International Conference on Network and Parallel Computing (NPC), Sep 2020, Zhengzhou, China. pp.203-216, ⟨10.1007/978-3-030-79478-1_18⟩. ⟨hal-03768725⟩
17 View
7 Download

Altmetric

Share

Gmail Facebook X LinkedIn More