An Energy-Efficient Wideband Input-Buffer for High-Speed CMOS ADCs - Technological Innovation for Digitalization and Virtualization Access content directly
Conference Papers Year : 2022

An Energy-Efficient Wideband Input-Buffer for High-Speed CMOS ADCs

Abstract

Input buffers (IBs) for driving analog-to-digital converters (ADCs) in direct down-conversion radio frontends are normally operated with supply voltages higher than the nominal, mainly due to bandwidth (BW) and dynamic linearity constraints. Therefore, several voltage-regulators are required as well as the need of having I/O devices capable of handling such voltages. An energy-efficient input buffer architecture is presented in this paper and fairly compared to other existing IB realizations using a standard 1.2-V 130-nm CMOS technology as reference. The proposed new architecture presents better dynamic performance, and it can be readily used to drive moderate-resolution ADCs without requiring either a higher supply voltage or any non-standard I/O devices.
Fichier principal
Vignette du fichier
528070_1_En_18_Chapter.pdf (563.04 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-04308383 , version 1 (27-11-2023)

Licence

Attribution

Identifiers

Cite

David Leonardo, João Goes. An Energy-Efficient Wideband Input-Buffer for High-Speed CMOS ADCs. 13th Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Jun 2022, Caparica, Portugal. pp.197-205, ⟨10.1007/978-3-031-07520-9_18⟩. ⟨hal-04308383⟩
16 View
36 Download

Altmetric

Share

Gmail Facebook X LinkedIn More