Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation - VLSI-SoC: Design Trends Access content directly
Conference Papers Year : 2021

Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation

Abstract

This chapter presents the world’s first autonomous mixed-signal SoC framework, driven entirely by user constraints, along with a suite of automated generators for analog blocks. The process-agnostic framework takes high-level user intent as inputs to generate optimized and fully verified analog and mixed-signal blocks using a cell-based design methodology.The approach is highly scalable and silicon-proven by an SoC prototype which includes 2 PLLs, 3 LDOs, 1 SRAM, and 2 temperature sensors fully integrated with a processor in a 65 nm CMOS process. The physical design of all blocks, including analog, is achieved using optimized synthesis and APR flows in commercially available tools. The framework is portable across different planar and FinFET CMOS processes and requires no-human-in-the-loop, dramatically accelerating design time.
Fichier principal
Vignette du fichier
512096_1_En_4_Chapter.pdf (2.8 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03759730 , version 1 (24-08-2022)

Licence

Attribution

Identifiers

Cite

Tutu Ajayi, Sumanth Kamineni, Morteza Fayazi, Yaswanth K. Cherivirala, Kyumin Kwon, et al.. Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation. 28th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2020, Salt Lake City, UT, United States. pp.65-85, ⟨10.1007/978-3-030-81641-4_4⟩. ⟨hal-03759730⟩
21 View
3 Download

Altmetric

Share

Gmail Facebook X LinkedIn More