Table of Contents
|
VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms
Nicola Bombieri, Graziano Pravadelli, Masahiro Fujita, Todd Austin, Ricardo Reis |
Front Matter |
A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load
Naoki Ojima, Toru Nakura, Tetsuya Iizuka, Kunihiro Asada |
1-13 |
An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication
Shahzad Muzaffar, Ibrahim Elfadel |
14-31 |
The Connection Layout in a Lattice of Four-Terminal Switches
Anna Bernasconi, Antonio Boffa, Fabrizio Luccio, Linda Pagli |
32-52 |
Building High-Performance, Easy-to-Use Polymorphic Parallel Memories with HLS
L. Stornaiuolo, M. Rabozzi, M. Santambrogio, D. Sciuto, C. Ciobanu, G. Stramondo, A. Varbanescu |
53-78 |
Rectification of Arithmetic Circuits with Craig Interpolants in Finite Fields
Utkarsh Gupta, Irina Ilioaea, Vikas Rao, Arpitha Srinath, Priyank Kalla, Florian Enescu |
79-106 |
Energy-Accuracy Scalable Deep Convolutional Neural Networks: A Pareto Analysis
Valentino Peluso, Andrea Calimera |
107-127 |
ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code
Yaswanth Tavva, Debjyoti Bhattacharjee, Anupam Chattopadhyay, Swagata Mandal |
128-146 |
Optimizing Performance and Energy Overheads Due to Fanout in In-Memory Computing Systems
Md Zaman, Rajeev Joshi, Srinivas Katkoori |
147-166 |
Mapping Spiking Neural Networks on Multi-core Neuromorphic Platforms: Problem Formulation and Performance Analysis
Francesco Barchi, Gianvito Urgese, Enrico Macii, Andrea Acquaviva |
167-186 |
Improved Test Solutions for COTS-Based Systems in Space Applications
Riccardo Cantoro, Sara Carbonara, Andrea Florida, Ernesto Sanchez, Matteo Sonza Reorda, Jan-Gerd Mess |
187-206 |
Analysis of Bridge Defects in STT-MRAM Cells Under Process Variations and a Robust DFT Technique for Their Detection
Victor Champac, Andres Gomez, Freddy Forero, Kaushik Roy |
207-231 |
Assessment of Low-Budget Targeted Cyberattacks Against Power Systems
Xiaorui Liu, Anastasis Keliris, Charalambos Konstantinou, Marios Sazos, Michail Maniatakos |
232-256 |
Efficient Hardware/Software Co-design for NTRU
Tim Fritzmann, Thomas Schamberger, Christoph Frisch, Konstantin Braun, Georg Maringer, Martha Johanna Sepulveda Florez |
257-280 |
|
