Reconfigurable Buffer Structures for Coarse-Grained Reconfigurable Arrays - System Level Design from HW/SW to Memory for Embedded Systems Access content directly
Conference Papers Year : 2017

Reconfigurable Buffer Structures for Coarse-Grained Reconfigurable Arrays


Coarse-Grained Reconfigurable Arrays (CGRAs) have emerged as a powerful solution to speedup computationally intensive applications. Heterogeneous MPSoC architectures containing such reconfigurable accelerators have the advantage of providing high flexibility, power-efficiency, and high performance. However, CGRAs may suffer from a data access bottleneck. To mitigate this problem, we present a reconfigurable buffer architecture for CGRAs. Here, the buffers can be configured at runtime to select between different schemes for memory access, i.e., addressable RAMs or pixel buffers. We showcase the benefits of our approach by prototyping a heterogeneous MPSoC architecture containing a RISC processor and a class of CGRA called Tightly Coupled Processor Arrays (TCPAs). The architecture is prototyped in FPGA technology. For basic image processing algorithms, we demonstrate that our proposed buffer structures for system integration allow to increase the memory bandwidth utilization and allow for a performance improvement of up to 7% in comparison to state-of-the-art solutions for image processing.
Fichier principal
Vignette du fichier
467217_1_En_18_Chapter.pdf (448.21 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01854155 , version 1 (06-08-2018)





Éricles Sousa, Frank Hannig, Jürgen Teich. Reconfigurable Buffer Structures for Coarse-Grained Reconfigurable Arrays. 5th International Embedded Systems Symposium (IESS), Nov 2015, Foz do Iguaçu, Brazil. pp.218-229, ⟨10.1007/978-3-319-90023-0_18⟩. ⟨hal-01854155⟩
60 View
78 Download



Gmail Facebook X LinkedIn More