Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in Low-Voltage IoT Applications - VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things Access content directly
Conference Papers Year : 2019

Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in Low-Voltage IoT Applications

Vivek Nautiyal
  • Function : Author
  • PersonId : 1056266
Lalit Gupta
  • Function : Author
Gaurav Singla
  • Function : Author
Jitendra Dasani
  • Function : Author
Sagar Dwivedi
  • Function : Author
Martin Kinkade
  • Function : Author


The purpose of the Power-on Reset (POR) circuit is to reset the latches and flip-flops in an SOC to a known state when the supply is ramping up. During power-up, supply is not stable, and the ramp-up time can vary depending on the applications. A common approach is to generate a POR signal by comparing the supply voltage with a reference voltage. Pseudo dual/two port memories are used in graphic applications where parallel computing is prime factor instead of performance. IoT applications comprise significant image and video processing for which these memories are used. Conventional SRAM does not need a POR circuit but pseudo dual/two port memory face functionality issues without a POR circuit. Low-power applications, like Internet of Things (IoT) devices, comprise of SRAM arrays, sensors, and logic operating at sub-threshold or extremely low voltages. Conventional POR circuits also use a resistor divider circuit along with band gap reference. At these low operating voltages, generating a stable reference voltage is difficult because of band gap reference limitations and process variations. In this paper, we present multiple POR circuits that operates without using a reference voltage, making it robust against different sources of variation. First proposed circuit is self-timed, meaning the reset signal pulse-width varies according to the time needed to reset the latch. The designed circuit has been fabricated in 16 nm FinFET technology. Silicon validation shows that the proposed POR circuit works at a minimum supply voltage of 400 mv. Simulation verifies that the POR circuit is operational in sub-threshold region but is limited to 400 mV on silicon due to the operational voltage of additional testchip logic. Also, the POR circuit does not consume any dynamic power during normal operation of the SOC and has minimal area overhead of 21.3 µm2. Second proposed circuit is latch based self-feedback circuit which resolves limitations of the initial proposed circuit.
Fichier principal
Vignette du fichier
479099_1_En_5_Chapter.pdf (1.53 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-02319790 , version 1 (18-10-2019)





Vivek Nautiyal, Lalit Gupta, Gaurav Singla, Jitendra Dasani, Sagar Dwivedi, et al.. Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in Low-Voltage IoT Applications. 25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.92-111, ⟨10.1007/978-3-030-15663-3_5⟩. ⟨hal-02319790⟩
160 View
67 Download



Gmail Facebook X LinkedIn More